Abstract -An improved on-line version of the self-calibrating digital instrument for flux measurements on superconductive magnets for particle accelerators, prototyped at the European Organization for Nuclear Research (CERN) in cooperation with the University of Sannio, is proposed. The instrument acquires voltage arising from rotating coils transducers. Then, the samples are online integrated and suitably processed in order to achieve flux analysis time down to 2.0 As, with resolution of50 ns. Details about hardware andfirmware conception, on-line measurement principle, and preliminary results of metrological characterization of the prototype are provided.
INTRODUCTION
At to date, at CERN and in other sub-nuclear research centers, magnetic measurements are demanding for more performing instruments in order to better characterize the dynamic features of superconducting magnets. One of most accurate techniques for analyzing the magnetic field is based on rotating coils [1] . The output signal of a coil rotating inside the magnet under test is integrated in the angular domain by means of pulses of an encoder mounted on the coil shaft, in order to obtain the magnetic flux. The flux sampling rate is determined by the frequency of the encoder trigger pulses. A new generation of rotating coils is demanding for an increasing flux sampling rate and a higher accuracy [2] . Until now, the Portable Digital Integrator (PDI), based on a voltage-to-frequency-converter, has been used at CERN and in other sub-nuclear research centers [3] . However, its performance gets worse if the Over-Sampling Ratio (OSR) decreases, i.e. the flux sampling rate increases. Other digital solutions were proposed [4] - [5] . At SACLAY, the voltage signal is acquired by a digitizer board and the timebase is provided with a resolution within 5 ns for the final integration on the PC. This batch integration limits the bandwidth intrinsically [4] . At FERMILAB, though a Digital Signal Processor (DSP) acquisition board is exploited, the method resulted only 5 times faster than PDI [5] . Moreover, both these state-of-the-art solutions are validated only at conceptual level on separate boards, and the most critical impact of noise is not assessed at board level actually. At CERN, during the last year, a Fast Digital Integrator (FDI) has been proposed for a batch real-time on-board integration of the coil signal [6] . This instrument can analyze the magnetic flux over a bandwidth larger than state-of-art solutions and with a higher accuracy, owing to its 18 bit-resolution and 800 kS/s-rate digital conversion. Moreover, an absolute timebase measurement with a resolution of 50 ns, higher than the encoder accuracy, links angular and time domain. A Programmable Gain Amplifier (PGA) and an Analogto-Digital Converter (ADC) are the core of the FDI measurement machine (Fig. 1 [6] ), capable also of correcting offset and gain automatically in real time. The DSP is the main board processor and the computational unit; it interacts with the measurement machine and the external PXI bus through a Field Programmable Gate Array (FPGA). However, preliminary metrological tests [7] - [8] showed some limits in real-time analysis, mainly related to batch integration. In this paper, an improved version of the FDI, with a DSPbased on-line integration, allowing the flux to be measured over a bandwidth up-limited only by the Nyquist frequency of the ADC, is proposed. In the following Sections, (i) the on-line measurement principle, and (ii) the statistical metrological characterization of the new 
ON-LINE MEASUREMENT PRINCIPLE
The FDI on-line measurement principle is shown in Fig. 2 . The digitized signal in the time domain is integrated online in the angular domain, in order to assess the magnetic field, by means of the trigger pulses coming out form the encoder. The time instant of the trigger pulses are measured by a timebase within a resolution of 50 ns. Basically, the DSP releases a flux sample at each trigger pulse by integrating on-line the coil signal. Thus, the trigger frequency represents the flux sampling rate, whose theoretical maximum value is limited by the ADC Nyquist frequency. The possibility of applying on-line algorithms and, in particular, on-line integration was achieved by a smart management of the DSP Interrupt Service Routines (ISR) and the reading operation from the parallel port. The interrupt routines were implemented in Assembly code at machine level and the stack memory was saved customarily. In particular, the DSP interrupt routine for the measurement is critic because it is called at each ADC conversion. The DSP has therefore to read the data from the FPGA, save them into the memory, and return the The main hardware components of the prototype board are shown in Fig. 3 and described in Table I . Among them, a special mention should be done for the analog circuit to drive correctly the new ADC AD 7634. The 18-bit differential bipolar ADC belongs to a new generation of SAR high-speed converter. In order to let it work properly, its input must be differential and bipolar, the common mode voltage must be limited, and the two input legs (positive and negative) must be in anti-phase to full exploit the input dynamic range. To accomplish such conditions, the output differential legs of the instrumentation amplifier are conditioned by a couple of fast operational amplifiers, thus deleting the common mode voltage and assuring the anti-phase condition required by the ADC. The instrumentation amplifier AD 625 allows various gains to be applied by using feedback resistors. The voltage references are used to apply a reference input during the procedure for gain and offset on-board calibration. The FPGA acts as I/0 processor of the board and manages the interfaces and the communication among the different parts of the board (namely the ADC, the DSP and the PXI interface). The DSP is the main board processor and handles the measurement algorithm for the on-line integration. The PLX 9030 is the controller of the PXI bus, used for the remote control of the board. 
